Abstract-This paper is concerned with control of grid connected inverters using odd harmonic repetitive scheme. Due to the inherent long convergence period of repetitive control, a feedforward loop of the fundamental component of the grid voltage is used to make sure that the inverter's output current is bounded during the convergence period. The well know deficiency of repetitive control in rejecting harmonics when used with varying grid frequency has been solved by using an adaptive scheme in which the switching and sampling frequencies vary with respect to the grid frequency. The main qualities of the proposed controller are its effectiveness, simplicity and straightforward of implementation using a Digital Signal Processor. Simulation and practical results are presented to demonstrate the controller capabilities.
INTRODUCTION
In grid-connected inverters repetitive controllers (RC) [RC references] have the advantage of much higher gain at the fundamental frequency and its harmonic than that provided by classical PID controllers and their derivatives [PID references]. Hence, they are capable of producing significantly higher quality output current, as demanded by national and international standards [harmonic standards references], over a wider power output range than classical PID. They are also much simpler to implement in practice than proportional resonance controllers [PR references].
However, using RC alone in grid-connected inverters may not provide satisfactory transient response. The conventional RC structure [27] - [29] , which has the ability to reject both even and odd harmonics has an inherent control delay of one fundamental period and thus suffers from slow dynamic response. Odd-harmonic RC [18] - [20] , [30] , [31] , which makes use of the fact that most AC systems have only odd harmonics in their spectrum, has an inherent time delay of half the period of a fundamental cycle, which makes its dynamic response faster than that of conventional RC. But that may not be sufficient to deal with disturbance caused by grid voltage swell or sag could result in the inverter generating output current that is much higher than the reference current. Relying on RC alone to deal with such disturbance means that the current error could be too high during the RC convergence time, which could cause an over current fault.
Another shortcoming of RC is that its gain falls very rapidly either side of its resonant frequencies. Hence, if the grid frequency deviates slightly from its nominal value, the high resonant gains will not be lined up with the grid fundamental frequency and its harmonics causing serious deterioration in the controller's performance. Hornik and Zhong [24] , [25] proposed voltage control of grid connected inverters with a frequency adaptive mechanism that is based on H∞ repetitive control. The internal model of the system consists of a delay unit − cascaded with a low-pass filter, ( ) = ⁄ + . The adaptive mechanism is based on varying the cut-off frequency of the filter according to the varying grid frequency. According to the authors, this mechanism is effective for a grid frequency variation of only ±0.2Hz. If the grid variation is higher than this limit, the controller delay needs to be changed. However, for low sampling frequency, an adaptive delay is impossible to be implemented without further deterioration of the controller performance [24] .
To overcome the above deficiencies, this paper proposes an odd-harmonic repetitive controller, with a feed forward loop to speed its transient response and a fast adaptive frequency mechanism. The frequency adaptive feature is based on varying both switching and sampling frequencies according to the grid frequency and thus keeping the number of delay samples of the RC constant. The design results in fast convergence to steady state, within one fundamental cycle. The novelty of the paper is twofold: improving the transient response of the RC by using a feedforward loop of the grid voltage and improving the steady state performance of the RC by using an adaptive scheme that tracks the variation in grid frequency. The main qualities of the proposed controller are its effectiveness, simplicity and straightforward of implementation using a Digital Signal Processor.
The rest of the paper is organized as follows: section II describes the controller structure. Section III describes the proposed frequency adaptive mechanism. Finally, simulation and practical results are presented in sections IV and V, respectively.
II. CONTROLLER STRUCTURE AND DESIGN Fig. 1a shows the circuit diagram of a conventional 2-level grid-connected inverter with LCL filter [3] , [7] . The inverter parameters used in this paper are listed in Table I. The selection of the filter component values is a trade-off between inductor size, IGBT switching losses, resonant frequency, and the degree of filter attenuation at the switching frequency. The switching frequency has been chosen to be 8 kHz which is limited by the maximum IGBTs power dissipation. The L 1 inductance of 350µH has been chosen to limit the ripple current to a value of ~25% of the rated current (140A) as dictated by the ratings and losses in the IGBT modules. The values of L 2 and C have been chosen so the impedance of L 2 at the switching frequency is several times bigger than the impedance of C in order to prevent the ripple current from being injected into the grid. The computational time delay is determined by the speed of the DSP in processing the real time calculations.
The block diagram that represents the control scheme implemented in each phase is shown in Fig. 1b 
where Z is the z-transform operator, is the sampling time, is the computational time delay, and K C is the capacitor current loop gain. The transfer function of the odd harmonic repetitive controller is given in [30] as
where Q(z) is a low pass filter, K R is the repetitive controller gain, n is the number of samples in one fundamental cycle and is a non-causal phase lead unit.
The repetitive controller is capable of rejecting the disturbance of the fundamental harmonic and its multiples. However, the convergence time of the repetitive controller is relatively long and therefore a feedforward loop of the fundamental nominal component of the grid voltage is implemented to reduce the current error during the convergence time of the RC. The controller design involves the determination of K C K, Q(z), K R , and m. The error signal E (see Fig. 1c ) can be expressed as
Substituting (2) in (3) and rearranging gives
where
Equation (4) 
A. Selection of K C and K
The selection of the capacitor current loop gain K C and the output current loop gain K is determined to give good stability margins. By analysing G p (z) in Matlab SISO Design Tool, the gains K C and K have been set to 5 and 3, respectively. This selection gives gain margin of 5.6dB, phase margin of 51 deg, damping ratio ζ = 0.33, and settling time t s = 0.5 ms.
B. Selection of Q(z)
Q(z) is a zero-phase low pass filter that is used to attenuate the high frequency resonant peaks of the RC, to ensure stability. It has the following structure [32] .
where, and 1 are set to 0.5, and 0.25, respectively [32] .
The bode diagram of the open loop transfer function ( + ( )) ( ) is shown in Fig. 3 ; it confirms the system's stability as the high gains near the crossover frequency have been attenuated and the system has positive stability margins. 
C. Selection of K R and m
The value of the RC gain K R needs to be carefully selected as it is a key parameter for error convergence and system stability. The mechanism proposed in this paper is to change the switching frequency and the sampling frequency such that the ratio of the sampling frequency to the fundamental frequency remains constant and hence n does not need to change. The mechanism benefits form the high precision of the DSP clock used to implement the controller. Fig. 4 shows how the PWM carrier is implemented in the DSP. In this paper, the sampling frequency f s is set to be twice the switching frequency such as f s =2 f sw . A counter that is based on the Central Processing Unit (CPU) clock is set to count up and down periodically. The PWM counter period N cpu is set to determine the required sampling period. Hence
where T s and T cpu are the sampling and CPU clock periods, respectively. The number of samples n per one fundamental cycle is
given by,
where T g is the grid voltage fundamental period. The inverter modulating signal period is given by
Substituting (8) into (10) gives
According to (11) , in order to vary the inverter's modulating signal period T inv and hence the frequency f inv while maintaining n constant, the number of counts N cpu needs to be changed. 
where T so is the nominal switching period.
To highlight the advantage of this mechanism over changing n, consider the case where the CPU frequency f cpu =150MHz , n = 320, the nominal switching frequency f so = 16kHz, according to (12) 
It can be noticed that varying N cpu gives 29 times more precision in controlling the frequency. 
A. Frequency controller design
According to most of the grid codes of practice, the grid frequency variation has a maximum slope of 1 Hz/sec [12] . This is nearly equivalent to increasing or decreasing the grid period by about 0.4ms per second. The design objective is to track this variation and maintain the error signal between the PWM counter period N cpu and its demand * to the minimum of one count.
The deviation in grid frequency and hence the PWM counter period demand * will be modeled as a ramp function as:
where D is the rate of change of * in count/sec. From Fig. 5 the error E N (error signal between the PWM counter period N cpu and its demand * ) is given by
The steady state error E Nss for a ramp input of * can be calculated by substituting (15) in (16) and using the final-value theorem,
Maximum D is 184 count/sec (equivalent to 0.4ms per second). The integral gain k i is chosen to give the minimum possible steady state frequency error which is one count. Therefore k i is set to 184. The proportional gain k p is normally set to deal with transient response to a step input, In this case, a step change in grid frequency is unlikely and the proportional gain is set to 10.
IV. SIMULATION RESULTS
Detailed simulation model of the 3-phase inverter presented in Fig. 1 has been built using the MATLAB SimPowerSystems.
The system parameters were listed in Table I and the controller parameters are listed in Table II . Grid voltage harmonics were measured in the laboratory and similar values were included in the simulation model. Table III lists the amplitudes of the main grid harmonics. The total grid voltage THD was measured to be 1.9%. Fig. 6a shows the output current without RC for a 14A (rms) demand. The THD is 14.2%. Fig. 6b shows the steady state output current with RC. The current THD is reduced to only 0.8%. The effectiveness of RC in improving the current THD is clearly noticed. Fig. 6c shows the output current harmonics with and without the RC. Fig. 7a shows the output current during starting when the feedforward is deactivated. It can be noticed that during the first half cycle the output current is nearly five times the reference current. This is due to the disturbance caused by the fundamental component of the grid voltage. Fig. 7b shows the output current when the feedforward of the nominal fundamental component of the grid voltage is activated. The error in the first half cycle is small and it is due to the disturbance caused by the grid higher harmonics. In Fig 7c, an error of 35V is suddenly introduced in the feedforward loop. This causes immediate change in the output current. The RC corrects for this error but it takes half fundamental cycle to converge. This shows the importance of the feedforward loop in complementing the RC.
To test the effectiveness of the adaptive frequency control, the grid frequency is set to start to change from 50Hz to 50.2Hz at simulation time t=0.2sec. The slope of change is 1Hz/sec. Fig. 8 shows the output current THD with and without activating the frequency adaptive control. Without the adaptive mechanism, the current THD increases as the frequency deviation increases and it reached 10%. Once the grid frequency reaches 50.2Hz and stops deviating, the THD dropped to 4%. The adaptive frequency control on the other hand was able to keep the output current THD at 0.3% all time. 
V. PRACTICAL IMPLEMENTATION AND EXPERIMENTAL RESULTS
The proposed controller was tested experimentally with the grid-connected inverter described in Fig. 1 and Table I . The control parameters were listed in Table II The three-phase reference sine waves were generated internally by the DSP using lookup tables of n = 320 samples. The sine waves amplitude is set externally (by a setting in the user interface) and sent via Controller Area Network (CAN)-bus. The input DC is regulated by an external boost circuit to 700V dc so current can be injected into the 230Vrms grid.
The RC controller has been realized by programming as follow: from (2), the discreet transfer function the relates the RC output Y(z) to the RC input E(z) is given by
Substituting (7) in (18) and rearranging gives ( )
where X(z) is given by
Equations (19) and (20) 
where e(i) is the current error at discrete time i.
In order to implement the proposed frequency adaptive control, a high precision measurement of the grid voltage frequency is required. The grid voltage signal is sensed and the Positive-Going Zero Crossing (PGZC) is detected. The grid voltage fundamental period T g is measured by calculating the number of samples between consecutive PGZC. In order to increase the measurement accuracy, the PGZC is detected every 15 fundamental cycles. In this way, the measurement error is reduced to T s /15
(compared to T s of the PGZC is detected every cycle). For the nominal sampling frequency of 16kHz, the measurement error is only ±62.5µs/15 = ±4.16µs, which is equivalent to ±0.01Hz. Fig. 10a shows the output current when the RC is de-activated. The demand current is set to 15A (rms). The current THD is measured to be 13.0%. Fig. 10b shows the output current but when the RC is activated. The current THD is measured to be only 1.1%. In the system reported in [3] (which is similar to this one but without RC and K(z) is a phase lag), such low THD was only achievable when the output current equals the rated current, i.e., 140A (rms). The RMS of the 50Hz fundamental current in Fig.   10a is 13A which is slightly less than the demanded RMS of 15A due to the deficiency of the pure proportional controller used.
However, The RMS of the 50Hz fundamental current in Fig. 10b is 15A which means it follows very well the demanded current. Fig. 10c shows the measured output current harmonics with and without the RC. The feedforward loop was activated all the time to avoid damaging high currents (see the simulation results in Fig. 7a ). Fig. 10d shows the moment when the inverter connects to the grid. Before the main contactor closed, the inverter was producing output voltage that was matching exactly the The grid frequency was monitored in the laboratory and the maximum deviation recorded was ±0.1Hz. The current THD was always maintained below 1.2%. In order to test the adaptive frequency controller to a higher grid frequency deviation, an AC voltage source would need to be used to emulate the grid. 
CONCLUSION
The design and practical implementation of a frequency adaptive odd-harmonic repetitive controller for a grid-connected inverter was discussed. The adaptive mechanism was found to be very effective in tracking the changes in grid frequency and hence maintaining the effectiveness of the repetitive controller. The proposed mechanism presents a straightforward implementation using a DSP system. The inherent long delay feature of RC has been overcome by implementing a feedforward loop at the fundamental frequency to ensure that the current is bounded during the convergence period of the repetitive controller.
The Simulation and experimental results demonstrate the controller's capabilities.
